

10/068014
02/05/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10068014	FILING DATE 02/05/2002	CLASS 257 438	SUBCLASS 382 382	GAU 2812 2812	EXAMINER <i>M. Andra</i> <i>BR 25</i>
**APPLICANTS: Joyner Keith; Rodder Mark;					
**CONTINUING DATA VERIFIED: THIS APPLN CLAIMS BENEFIT OF 60/266,899 02/06/2001					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB <input type="checkbox"/>		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO TI-29912	
TITLE : Method for manufacturing and structure for transistors with reduced gate to contact spacing <small>U.S. DEPT. OF COMM./PAT. & TM.-PTO-426L (Rev. 12-94)</small>					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner		CLAIMS ALLOWED	
				Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner		DRAWING	
Amount Due	Date Paid			Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE		Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM
(Attached in pocket on right inside flap)